NI Home
Cart Cart | Help
Company Events Academic NI Developer Zone Support Solutions Products & Services Contact NI MyNI

Up to Documents in NI Developer Zone Community
Currently Being Moderated

FPGA Task Scheduler

VERSION 3

Created on: Oct 4, 2007 11:14 PM by ChrisWashington - Last Modified:  Oct 4, 2007 11:14 PM by ChrisWashington


REQUIREMENTS:
Application Software: LabVIEW FPGA Module

 

Use 'Edge Detection with Decimation' to created a task scheduler on your FPGA

     

Use 'Edge Detection with Decimation' in the 'Clock Management' time-loop to generated synchronized events on your FPGA. For each task that you wish to have execture off of one of these signals, create another loop with a nested case structure.  Place of the task code in the true case.  Clock events from the Clock Management or an asynchronous reset will cause execution of the task.  You could also add other triggers for each task including hardware inputs, user events, etc.

 

 

Downloads:
Average User Rating
(0 ratings)
Comments (0)

There are no comments on this document

More Like This

  • Retrieving data ...

More by ChrisWashington

View ChrisWashington's profile

Legal

This content (includes attachments) has been made available by community members, whom are solely responsible for such content. National Instruments does not support this content, and does not guarantee its quality in any way. NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS, STATUTORY OR IMPLIED, WITH RESPECT TO THIS CONTENT, INCLUDING WITHOUT LIMITATION ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT OF INTELLECTUAL PROPERTY, OR ANY OTHER WARRANTIES THAT MAY ARISE FROM USAGE OF TRADE OR COURSE OF DEALING. For details regarding support of such content, please contact the author. For further legal information, please visit http://ni.com/legal/termsofuse/unitedstates/us/.